A ONE-WEEK TRAINING IN **ELECTROMAGNETIC COMPATIBILITY** OF INTEGRATED CIRCUITS

DESCRIPTION OF THE COURSE TOPIC

five-dav course focused is electromagnetic compatibility of integrated circuits.

A set of basic concepts is proposed as an introduction, covering specific units, parasitic impedance of interconnects, origin of noise, noise margins, time/frequency conversion and adaptations.

The second focus concerns parasitic emission, how to design low emission circuits and how to measure the IC emission using standard IEC 61967 methods.

A third topic concerns susceptibility, with focus on measurement methods (IEC 62132) A certificate of attendance will be and hardware/software techniques to improve delivered at the end of the training immunity to interference.

The fourth part is related to modeling approaches for predicting EMC (IEC 62433), based on standards such as IBIS, ICEM and ICIM.

The fifth part deals with EMC quidelines for improved emission and immunity to interference. Finally, roadmaps and future challenges are briefly reviewed. Illustrations of these concepts are made using IC-EMC (www.ic-emc.org), a freeware including unique features and tools for efficient EMC simulations of integrated circuits. Afternoons are dedicated to practical sessions including an access to the EMC laboratory of INSA Toulouse, for hands-on experiments of IC emission characterization (according to IEC 61967) and IC immunity characterization (IEC 62 132].

Lecturers

Etienne Sicard

Professor at INSA

IEEE EMC Society Distinguished Lecturer http://www.etienne-sicard.fr

Etienne.sicard@insa-toulouse.fr

Alexandre Boyer

Senior lecturer LAAS/CNRS

http://www.alexandre-boyer.fr alexandre.bover@insa-toulouse. frcompatibility of Integrated Circuits



5 jours - 30 heures

Price: 2050€per person; 1600€ for IEEE or SEE members; 990 € for PhD Master Students.

lunches included

Information & Registration:

4 05 61 55 92 53

